Abstract-The dc-dc modular multilevel converter (MMC), which has originated from the ac-dc MMC circuit topology, is an attractive converter topology for interconnection of medium-/high-voltage dc grids. Proper operation of the dc-dc MMC necessitates injection of an ac circulating current to maintain its submodule (SM) capacitor voltages balanced. The ac circulating current, however, needs to be minimized for efficiency improvement. In addition, a unique type of imbalance amongst the SM capacitor voltages that is caused by dc power flow needs to be mitigated. This paper proposes a closed-loop control strategy for the dc-dc MMC to simultaneously regulate the dc-link currents, maintain the SM capacitor voltages balanced, and minimize the ac circulating current. Performance and effectiveness of the proposed control strategy are evaluated based on simulation studies in the MATLAB Simulink and experimentally verified on a laboratory prototype.
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I. INTRODUCTION
T HE dc-ac modular multilevel converter (MMC) has become the most attractive converter topology for highvoltage applications because of its high efficiency, scalability/modularity, and superior harmonic performance [1] . Over the past few years, extensive research has been done to address the technical challenges associated with the operation and control of the MMC and to improve its performance for various applications [1] - [4] . Those applications mainly include highvoltage dc (HVDC) transmission systems [5] , [6] and variable speed drives [7] - [11] .
The single-stage dc-dc MMC that inherits the salient features of the dc-ac MMC is a potential converter topology to replace the conventional front-to-front dc-ac-dc converter configurations [12] - [15] for medium-/high-power dc-dc conversion systems, e.g., interconnection of dc grids [16] - [18] . Although the circuit topology of the dc-dc MMC, which hereafter is referred as the dc MMC, is derived based on the dc-ac MMC, its basics of operation and control are different [19] . One of the major technical challenges associated with the control of the dc MMC is its submodule (SM) capacitor voltage balancing task. In the dc-ac MMC, an SM capacitor voltage sorting and selection mechanism combined with an open-loop controller is capable of maintaining the SM capacitor voltages balanced. In the dc MMC, the power flow in each arm can be decomposed into a dc and an ac component. The dc power component is controlled to transfer the commanded power between the input and output dc links. An ac circulating current needs to be injected and controlled to exchange active ac power between the upper and lower arms of each phase-leg such that the power balance of each SM capacitor is maintained. Since the arm active ac power needs to be actively regulated, in case of the dc MMC, the conventional SM capacitor sorting and selection algorithm combined with an open-loop controller [20] , [21] employed for dc-ac MMC can only guarantee the SM capacitor voltage balancing within the same arm. To maintain the average voltage of the SM capacitors of the upper and lower arms balanced in each phase-leg of the dc MMC, a closed-loop control strategy is required.
Operation of bipolar and unipolar dc MMCs has been investigated in [19] , [22] - [25] . A dc MMC topology utilizing a capacitive filter is proposed in [26] . The dynamic model of the dc MMC is presented in [27] , [28] . A systematic framework of designing the dc MMC is proposed in [29] . An ac circulating current control strategy to maintain the power balance between the upper and lower arms of each phase-leg of the dc MMC has been proposed in [19] . This control strategy preserves the amplitude of the ac voltage component of the upper arm and actively controls the ac voltage component of the lower arm such that the power balance between the upper and lower arms remains maintained and the phase angle of the circulating current is in phase with the upper arm ac voltage. The open-loop control strategy proposed in [19] guarantees power balance of the upper and lower arms. Nevertheless, it does not minimize the ac circulating current since the minimum ac circulating current is not necessarily always in phase with the upper arm ac voltage. Kish and Lehn [25] propose an improved open-loop control strategy that achieves minimized ac circulating current by arbitrarily splitting VAR generation between the upper and lower arms. However, this control strategy requires tuning of weighting parameters for different voltage conversion ratios and power throughput to achieve minimized ac circulating current.
This paper proposes a closed-loop control strategy for the dc MMC to simultaneously regulate the output dc-link voltage/current, maintain the SM capacitor voltages balanced, and minimize the ac circulating current for arbitrary voltage conversion ratio and power throughput. The control strategy consists of an outer-loop dc-link current controller to regulate the low- voltage-side dc-link current combined with an inner-loop power balance controller to maintain the power balance of the upper and lower arms. A current control strategy is chosen to achieve quick and smooth changes in power transfer between the interconnected dc grids. The proposed control strategy guarantees proper bidirectional operation of the dc MMC. Performance and effectiveness of the proposed control strategy are evaluated based on simulation studies in the MATLAB Simulink. A laboratory prototype is developed and built to experimentally validate the proposed control strategy.
II. DC MMC
A. Basics of Operation
The circuit diagram of an M-phase-leg dc MMC is shown in Fig. 1 , in which the dc-link 2 voltage V dc2 is larger than the dc-link 1 voltage V dc1 . The dc MMC consists of two arms per phase-leg, i.e., an upper arm (represented by superscript "p") and a lower arm (represented by superscript "n"). Each arm consists of series connection of N nominally identical half-bridge SMs and an arm inductor L. The output terminal/midpoint of each phase-leg is connected to the converter dc-link 1 terminal via the phase filtering inductor L o . To facilitate effective active ac power transfer between the upper and lower arms, L o should be sufficiently large such that the ripple component of the phase currents becomes negligible. In practice, coupled inductors will be installed to filter out the ac current components and to ensure cancellation of the dc flux in the inductor core [19] .
Each SM of the dc MMC of Fig. 1 can provide two voltage levels across its output terminal, i.e., zero or v The number of phase legs of the dc MMC is chosen based on the power rating requirement. For high-power applications, multiple phase legs are required to increase the power rating of the converter. For the case of M = 1, a series LC filter is inserted to establish a path for the ac circulating current [22] . For the case of M > 1, the phase legs operate in an interleaved manner, i.e., the gating signals among phase legs are identical with a phase shift of 2π M . By controlling the switching states of the SMs, each arm generates an ac and a dc voltage component. The dc voltage component drives a dc current to bidirectionally transfer dc power between the dc links 1 and 2. The ac voltage component drives an ac circulating current to exchange active ac power between the upper and lower arms. The frequency of the arm ac voltages ω, which hereafter is referred as the operating frequency, is a design/control parameter of the converter and can be chosen arbitrarily.
B. Mathematical Model
An equivalent circuit representing one phase-leg of the dc MMC is shown in Fig. 2 . In the equivalent circuit, the phase-leg number is omitted for the sake of simplicity and the following assumptions are made.
1) The number of SMs of each arm is sufficiently large such thatṽ x ac andĩ x ac only contain fundamental frequency components.
2) The phase legs are identical such that the power throughput of the converter is equally shared among them. 3) The capacitor voltages of the SMs within the same arm are maintained balanced by an active capacitor voltage sorting and selection algorithm. In the analysis presented in this paper, the voltage conversion ratio is defined as D =
and the converter power throughput is defined as P = V dc1 I dc1 , which is considered positive when power flows from dc-link 1 to dc-link 2.
For proper operation of the converter, the following constraints must be satisfied:
1) the half-bridge SM can only insert a positive voltage in the ON-state, thus the instantaneous arm voltage must be greater than zero, and 2) the maximum instantaneous arm voltage must be smaller than the dc-link 2 voltage.
Therefore, the maximum amplitudes of the ac component of the upper and lower arm voltages are determined by 
Based on the superposition principle, the converter phase-leg equivalent circuit can be decomposed into dc and ac subcircuits. The upper and lower arm currents are derived based on the analysis of the dc and ac subcircuits [29] 
C. SM Capacitor Voltage Balancing
The SM capacitor voltages need to be maintained balanced. Two types of SM capacitor voltage imbalances exist: 1) Type I: the imbalance among the SM capacitor voltages in the same arm; 2) Type II: the deviation of average SM capacitor voltages between the upper and lower arms. Type I imbalance, which also exists in the conventional dc-ac MMC, is due to unequal charge/discharge of the SM capacitors in the same arm. Extensive research effort has been made to mitigate Type I imbalance. The most common method of mitigating Type I imbalance is the selection method that sorts and selects SMs to be inserted/bypassed based on the arm current direction [30] .
In contrast, Type II imbalance that is caused by dc power transfer between the dc links is unique to the dc MMC [25] . As shown in Fig. 2 , the dc power can be transfered bidirectionally between the dc links. The energy stored in the SM capacitors will quickly deplete in one arm and saturate in the other arm of the same phase-leg, if each arm produces only a dc current. Consequently, the average voltage of SM capacitors of the upper and lower arms will deviate from the nominal value even though the voltages of SM capacitors are maintained balanced within the same arm. To mitigate Type II imbalance, the dc MMC exploits an ac circulating current to enable active ac power exchange between the upper and lower arms and to offset the voltage deviation of the SM capacitors caused by the dc power transfer. The ac circulating current needs to be actively controlled to maintain the average capacitor voltages of the upper and lower arms at the nominal value.
Under steady state, each arm produces an ac voltage to drive active ac power and a dc voltage to drive dc power. The dc power of the upper and lower arms can be represented by
The active ac power of the upper and lower arms are represented by
To maintain the power balance of the upper and lower arms such that the deviation of the average capacitor voltages between the upper and lower arms is minimized, the sum of dc and active ac powers of each arm must be equal to zero. By equating the arm dc and active ac powers, the power balance constraint is represented as
As shown in (7), the arm dc power is fixed by external variables, i.e., V dc1 , V dc2 , and P . To satisfy (9), the arm active ac power should be actively controlled to track the arm dc power From the power loss, device rating and cost perspectives, it is essential to minimize the amplitude of the injected ac circulating current. Fig. 4 illustrates the impact of φ on |ṽ (2) for various D. Similarly, for P < 0, the converter should operate in the region of φ ∈ (π, 3π 2 ]. This analysis implies that Strategy 2 is the preferred control strategy for the dc MMC as it can always maintain |ṽ p ac | and |ṽ n ac | at their maximum attainable values, regardless of P and D. In contrast, although Strategy 1 can also maintain the power balance of the arms, it lacks the ability to minimize the ac circulating current. As P changes, the required φ to inject the minimized ac circulating current also varies. Consequently, maintaining φ at a constant value does not always produce the minimized ac circulating current.
III. PROPOSED CLOSED-LOOP CONTROL STRATEGY
The proposed closed-loop control strategy for the dc MMC involves three tasks, which are as follows:
1) minimization of the voltage divergence between the SM capacitors of the upper and lower arms;
2) minimization of the ac circulating current required to maintain power balance of the upper and lower arms; and 3) regulation of dc-link 1 current. The modulation signals for the upper and lower arms of each phase-leg are expressed by Fig. 5 is designed for interconnecting two dc power grids. Consequently, dc-link current regulation is applied as the outer-loop controller to achieve a fast and smooth control in the power throughput of the converter. Nevertheless, the outer-loop dc-link current regulator can be replaced by a dc-link voltage regulator in applications where voltage regulation is more desired. Since the proposed control strategy controls the phase current of each phase-leg independently, it can be easily scaled up for an arbitrary number of phase legs. In case of M > 1, the dc-link current is equally split amongst M phase legs. One additional advantage of the proposed control strategy is that the core saturation of the coupled inductor is avoided by ensuring effective dc flux cancellation.
To regulate the dc-link current at its reference value, the dc-link current regulator employs a proportional-integral (PI) controller that acts on the difference between the reference and measured Fig. 6 demonstrates P versus φ for various D. In Fig. 6 , it is assumed that the maximum attainable arm voltages are applied to achieve minimized ac current. Based on the commanded P (by controlling I 
IV. SIMULATION RESULTS
To demonstrate performance and effectiveness of the proposed control strategy, a two-phase-leg dc MMC is simulated in the MATLAB Simulink. The parameters of the study system are listed in Table I .
The low-voltage and high-voltage sides of the dc MMC are modeled by two voltage sources to mimic interconnection of two dc grids at different voltage levels. The converter operates at D = 0.6 and is controlled to exchange commanded power between its two dc links. The SPWM strategy in conjunction with the sorting algorithm is adopted to generate the gating signals while maintaining the voltage balance of the SM capacitors within the same arm.
The simulated waveforms for the study system are shown in Fig. 7 . Initially, the dc MMC system of Fig. 1 Fig. 7(c) illustrates the SM capacitor voltages of both phase legs. The average voltages of the SM capacitor are maintained balanced under steady state. As the dc power command changes, the active ac power of the upper and lower arms required to maintain the SM capacitor voltage balancing also changes. Consequently, subsequent to the power flow reversal command, the average voltages of the SMs in the upper and lower arms diverge from each other. This deviation caused by the sudden change of the dc power flow is quickly mitigated by the arm power balance controller within less than 40 ms as shown in Fig. 7(c) . It should be noted that the magnitude of the SM capacitor voltage ripple is a function of D. Consequently, the ripple magnitude of the SM capacitor voltages varies as P changes due to the fact that the voltage conversion ratio of the dc MMC is adjusted to accommodate the change in P. In contrast, the traditional control strategy produces 0.55 kA RMS current in the upper arm and 0.52 kA RMS current in the lower arm. Compared to the traditional control strategy, the proposed strategy reduces the arm RMS current by around 50% in this case. In addition, compared to the traditional control strategy, the SM capacitor voltage ripple produced by the proposed control strategy is smaller, which is due to the reduced ac circulating current.
The reduction in the ac circulating current stems from the fact that the proposed control strategy applies the maximum attainable amplitude of the arm ac voltage, as depicted in Figs 
V. EXPERIMENTAL RESULTS
Performance of the proposed control strategy is experimentally evaluated on a two-phase dc MMC, shown in Fig. 10 . The control strategy is implemented in the RT-Lab and OPAL-RT rapid control prototyping tool with an integrated fieldprogrammable gate array.
A programmable dc electronic load that operates in constant voltage mode is used to mimic a dc power grid with a constant voltage. A programmable dc power supply is used to provide input power to the converter. The parameters of the prototype are provided in Table II . The experiments include both buck and boost modes of operation to validate the bidirectional operation of the dc MMC. In both modes of operation, the voltages of dc links 1 and 2 are maintained at 180 and 240 V, respectively.
A. Boost Mode of Operation
The experimental waveforms of boost mode of operation are shown in Fig. 11 , in which the nominal SM capacitor voltage is 60 V. Under boost mode of operation, the dc power supply is connected to dc-link 1 to provide constant voltage. The dc electronic load is connected to dc-link 2 to sink power while maintaining a constant bus voltage. The experimental waveforms for power step-up and stepdown scenarios are shown in Figs. 11(a) and (b) , respectively. As shown in Fig. 11(a) , initially, the dc MMC system is in the steady state and I accommodate the step-up change of the dc-link 1 current, the dc component of the lower arm voltage is reduced. Similar to the simulation results illustrated in Section IV, the peak values of voltage references of both arms are maintained at their maximums to minimize the ac circulating current. The SM capacitor voltages in the upper and lower arms are maintained balanced by the closed-loop control strategy. It should be noted that under boost mode of operation, φ is limited within the range of [ π 2 , π). Similarly, the experimental waveforms of the power step-down test shown in Fig. 11(b) confirm that the proposed control strategy is capable of controlling the converter power throughput, maintaining the SM capacitor voltages balanced, and minimizing the ac circulating current.
B. Buck Mode of Operation
The experimental waveforms of buck mode of operation that include both power step-up and step-down scenarios are shown in Fig. 12(a) and (b) , respectively. In the power step-up scenario, initially, I Fig. 12(a) . Similarly, in the power step-down scenario, a power step-down occurs at t = 100 ms from −1 kW to −540 W. As demonstrated in Fig. 12 , in both scenarios, the capacitor voltages of the SMs of the upper and lower arms are maintained balanced. The ac circulating current is minimized by maintaining the ac component of the arm voltages at their maximums. The converter operates in the region of φ ∈ (π, 3π 2 ] in buck mode of operation.
VI. CONCLUSION
In this paper, a closed-loop control strategy for the dc MMC was proposed. The proposed control strategy guarantees proper bidirectional operation of the converter in buck and boost modes of operation. Simulation and experimental results confirm the capability of the proposed control strategy to simultaneously regulate the dc-link current, maintain the SM capacitor voltages balanced, and minimize the ac circulating current.
